DZSC
Home > Tech. Data >
 
  • Suppliers
  • Buyers
  • End-user Purchase
  • Datasheet
  • Price
  • Search 

    Exact Match
    Hot search:RN5RL29AC MAX7451ESA ID244K01 IDT54FCT807CTPYB IDT7142LA25JB XC68HC12D60CPV8 LNSV16 M29F160BT
    Tech. Data >> Application Design
    IBM alliance touts early success for 32-nm high-k/metal gate technology
    http://www.edn.com/article
    2008-4-22 9:37:00 hits: 38


    Big Blue and its semiconductor partners claim the HKMG (high-k/metal gate) technology provides up to 35% better performance and a 45% reduction in power consumption

    IBM and its development partners—Chartered Semiconductor Manufacturing, Freescale, Infineon Technologies, Samsung Electronics, STMicroelectronics, and Toshiba—have announced positive early results for a gate-stack advance that that say provides significant improvements in performance and power consumption at the 32-nm technology node.

    Demonstrations of the HKMG (high-k/metal gate) gate stack at IBM's 300-mm fab in East Fishkill, NY, show that the technology is ready for "early customer engagements," according to the companies. The companies announced the technology in December of last year (see "IBM, partners claim 32-nm high-k/metal gate SRAM, SOI").

    The alliance claims that 32-nm circuits built using the technology perform up to 35% better and consume 45% less power than circuits of equivalent operating voltage built on a 45-nm process. Furthermore, testing on library chips and industry-standard microprocessor critical paths yielded 40% performance improvements, compared with conventional technology at the same dimensions, according to the companies.

    IBM's Common Platform partners—Chartered and Samsung—have documented the same improvements on their home turf, according to the companies.

    The partners are now offering a low-power, 32-nm "design-enablement" package with ground rules that allow extension to 28 nm. Silicon support will be available in the third quarter via a "prototype shuttle" program, with plans for quarterly shuttles, according to the companies.

    According to IBM, devices built at the College of Nanoscale Science and Engineering's Albany NanoTech Complex indicate that the process can be extended to 22 nm.

     
    Page Up: Integrating high-speed serial IO no snap for SOC designers
    Page Down: Multi-Rate Clock Generator Simplifies Video Equipment Design
    Related Articles
    Multi-Rate Clock Generator Simplifies Video Equipment Design
    2.5W Single Output Isolated Flyback SMPS
    Multiprocessor system sports up to four coherent, multi-threaded cores
    SSLD Delivers 92% Efficiency
    Single Chip Synchronous Clock Solution for SETS
    Micron, Nanya create Taiwan DRAM JV
    Signal Conditioner with Automatic Zero Adjustment Eliminates Sensor’s Inherent DC Offset
    Hi-Frequency Line Resistors for RF and Microwave Applications
    Low Leakage Diode in SOD-923 Package
    EHPS/EPS
     
    Classify by technolody
    Technical information
    New Products
    Application Design
    Solutions

    © 2008 China Electronics Market,License: Zhejiang B2-20050339
    Online support: MSN:mollychinaicmart@hotmail.com
    Hotline : [Hangzhou]0571-85889139 85459303 85459719 ext.8888 [Shenzhen]0755-26009549