TVP3026  

PDF Download

• TVP3026 PDF Download
• File Size: 513.63 KB
• Manufacturer:Maixm
• Description: ...Except for the reference crystal or oscillator, no external components or adjustments are necessary. EachPLL can be independently enabled or disabled for maximum system flexibility. Figure 2–1 illustrates theTVP3026 PLL clocking scheme. The PLLs are programmed through a group of four registers in theTVP3026 indirect register map. The registers are listed in Table 2–7....
  ...SCLKFigure 2–4. Typical Configuration – VRAM Clocked by TVP30262.5 Frame-Buffer InterfaceThe TVP3026 provides two output clock signals and one input clock signal for controlling the frame-buffer...
  ...Figure 2–5. Frame-Buffer Timing Without Using SCLK2.5.3 Frame-Buffer Timing Using SCLKThe SCLK signal which is generated in the TVP3026 may be directly connected to VRAM, providing the shiftclock-to-clock data from VRAM into the TVP3026 pixel input port. The RCLK signal must be used as the...
  
• Similar items with "TVP3026" : TVP3010C, TVP3010M, TVP3020, TVP3020-135MDN,  MORE...